Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parallel processor system with highly flexible local control capability, including selective inversion of instruction signal and control of bit shift amount

Parallel processor system with highly flexible local control capability, including selective inversion of instruction signal and control of bit shift amount

US Patent 5542074 · Granted Jul 30, 1996

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Battery module for detecting swelling phenomenon thereof2025
Instructions for managing a parallel cache hierarchy2019
Predicted instruction execution in parallel processors with reduced per-thread s2019
Systems and methods for voting among parallel threads2018
Cache operations and policies for a multi-threaded client2018
Cooperative thread array reduction and scan operations2017
Indirect function call instructions in a synchronous parallel thread processor2017
Instructions for managing a parallel cache hierarchy2017
Architecture and instructions for accessing multi-dimensional formatted surface 2016
Cooperative thread array reduction and scan operations2016
Sharing data crossbar for reads and writes in a data cache2016
Coalescing memory barrier operations across multiple parallel threads2015