Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Superscalar processor with plural pipelined execution units each unit selectively having both normal and debug modes

Superscalar processor with plural pipelined execution units each unit selectively having both normal and debug modes

US Patent 5530804 · Granted Jun 25, 1996

Estimated economic value: $9,734,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Central processing unit system and method with improved self-checking2025
Hardware firewalls with adaptive deny-by-default (DBD) access control2024
Hardware interface component for processing write access requests that identify 2019
Processing systems and methods for transitioning between privilege states based 2019
Processing systems and methods for transitioning between privilege states based 2019
Multi-dimensional parity checker (MDPC) systems and related methods for external2019
Sensing and detection of ESD and other transient overstress events2018
Data processor device supporting selectable exceptions and method thereof2018
Data processor device supporting selectable exceptions and method thereof2018
Shared cache protocol for parallel search and replacement2018
Method and apparatus for controlling an operating mode of a processing module2018
Programmable direct memory access channels2017