Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for fabricating a semiconductor device having an improved metal interconnect structure

Process for fabricating a semiconductor device having an improved metal interconnect structure

US Patent 5527739 · Granted Jun 18, 1996

Estimated economic value: $12,837,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Vertical cross-point memory arrays2020
Systems and methods for a frame hanging device2019
Vertical cross-point memory arrays2018
Systems and methods for a frame hanging device2017
Vertical cross-point memory arrays2016
Planar resistive memory integration2015
Planar resistive memory integration2013
Method for forming a conductive structure having a composite or amorphous barrie2000
Method for chemical mechanical polishing a semiconductor device using slurry2000
Method for forming a via in a semiconductor device1997
Method for forming inlaid interconnects in a semiconductor device1996
Method for forming a plug and semiconductor device having the same1996