{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Method and apparatus for implementing a single clock cycle line replacement in a data cache unit", "item": "https://www.patentleaderboard.com/patent/5526510"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and apparatus for implementing a single clock cycle line replacement in a data cache unit

US Patent 5526510 · Granted Jun 11, 1996

Estimated economic value: $78,500,000

Assignee

Inventors

View full patent text on Google Patents →