Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for verifying the programming of multi-level flash EEPROM memory

Method and apparatus for verifying the programming of multi-level flash EEPROM memory

US Patent 5523972 · Granted Jun 4, 1996

Estimated economic value: $67,225,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three dimensional circuit systems and methods having memory hierarchies2023
Scalable bandwidth non-volatile memory2021
Memory preset adjustment based on adaptive calibration2020
Scalable bandwidth non-volatile memory2019
Method, apparatus and system to determine access information for a phase change 2014
Data error recovery in non-volatile memory2012
Even and odd frame combination data path architecture2012
Nibble de-skew method, apparatus, and system2011
Clock synchronization scheme for deskewing operations in a data interface2010
Current sensing scheme for non-volatile memory2010
Method and apparatus for memory redundancy in a microprocessor2010
Clock deskewing method, apparatus, and system2010