Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Data processor with rename buffer and FIFO buffer for in-order instruction completion

Data processor with rename buffer and FIFO buffer for in-order instruction completion

US Patent 5500943 · Granted Mar 19, 1996

Estimated economic value: $21,150,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transfer buffer between a scalar pipeline and vector pipeline2025
Bundling and dynamic allocation of register blocks for vector instructions2025
Translation lookaside buffer probing prevention2025
Cumulative confidence fetch throttling2017
Dynamic rename based register reconfiguration of a vector register file2017
Efficient way to cancel speculative ‘source ready’ in scheduler for direct and n2016
Micro-ops including packed source and destination fields2016
Pipeline power gating2014
Processor with improved accuracy for multiply-add operations2011
Apparatus and method for unilaterally loading a secure operating system within a2011
Processor having a compare extension of an instruction set architecture2010
Processor with improved accuracy for multiply-add operations2008