Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming an ESD and hot carrier resistant integrated circuit structure

Method of forming an ESD and hot carrier resistant integrated circuit structure

US Patent 5496751 · Granted Mar 5, 1996

Estimated economic value: $2,773,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transistors having two-dimensional semiconductor channels2025
Three dimensional integrated circuit and fabrication thereof2025
Semiconductor device having a 2-D material layer including a channel region and 2024
Three dimensional integrated circuit and fabrication thereof2024
Three dimensional integrated circuit and fabrication thereof2023
Memory circuit and manufacturing method thereof2023
Epitaxial monocrystalline channel for storage transistors in 3-dimensional memor2023
Breeding method for improving reproductive performance of chicken specialized da2022
Urea-substituted aromatic ring-linked dioxinoquinoline compounds, preparation me2022
Three dimensional integrated circuit and fabrication thereof2022
Dioxinoquinoline compounds, preparation method and uses thereof2022
Semiconductor device having semiconductor alloy layer adjacent a gate structure2022