Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for performing multiplexed and non-multiplexed bus cycles in a data processing system

Method and apparatus for performing multiplexed and non-multiplexed bus cycles in a data processing system

US Patent 5483660 · Granted Jan 9, 1996

Estimated economic value: $8,511,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Efficient engine and algorithm for control and data multiplexing/demultiplexing 2021
Vector NCO and twiddle factor generator2015
Method and apparatus for overlaying memory in a data processing system2004
Method and apparatus for managing failure of a system clock in a data processing1999
Low power logic minimization for electrical circuits1998
Breakpoint detection circuit in a data processor and method therefor1998
Breakpoint detection circuit in a data processor and method therefor1998
Mask programmable security system for a data processor and method therefor1997
Method and apparatus in a data processing system for selectively inserting bus c1997
Method and apparatus in a data processing system for selectively inserting bus c1997
Pipelined data processor that detects an illegal instruction by detecting legal 1997
Reset configuration in a data processing system and method therefor1997