Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus in a data processing system for selectively inserting bus cycle idle time

Method and apparatus in a data processing system for selectively inserting bus cycle idle time

US Patent 5664168 · Granted Sep 2, 1997

Estimated economic value: $17,740,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Efficient engine and algorithm for control and data multiplexing/demultiplexing 2021
Vector NCO and twiddle factor generator2015
Low-profile PCI adapter cards with high port counts2008
Method and apparatus for speculative loading of a memory2005
Multi-protocol memory lookup system and method2004
Method for accessing memory using overlapping accesses and early synchronous dat2000
Method and apparatus for providing an external indication of internal cycles in 1998
Low power logic minimization for electrical circuits1998
Integrated circuit microprocessor with programmable memory access interface type1998
Breakpoint detection circuit in a data processor and method therefor1998
Mask programmable security system for a data processor and method therefor1997
Pipelined data processor that detects an illegal instruction by detecting legal 1997