Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for testing an integrated circuit means having a hierarchical organization of at least three levels, and integrated circuit means and integrated circuit suitable for being so tested

Method for testing an integrated circuit means having a hierarchical organization of at least three levels, and integrated circuit means and integrated circuit suitable for being so tested

US Patent 5477548 · Granted Dec 19, 1995

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of controlling a self-test in a data processing system and data processin1995
Memory device containing a static ram memory that is adapted for executing a sel1994
Memory device containing a static ram memory that is adapted for executing a sel1994
Scan test apparatus for asynchronous circuitry1991
Testable carriers for integrated circuits1989
Method of testing a modified booth multiplier, modified booth multiplier suitabl1989
Method of testing a modified booth multiplier, modified booth multiplier suitabl1989
Integrated circuits, carriers therefor and testing apparatus and method for the 1988