Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming MOS-gated semiconductor devices having mesh geometry pattern

Method of forming MOS-gated semiconductor devices having mesh geometry pattern

US Patent 5468668 · Granted Nov 21, 1995

Estimated economic value: $4,832,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated channel diode2022
Medium high voltage MOSFET device2020
Integrated channel diode2020
Vertical high-voltage MOS transistor2020
Medium voltage MOSFET device2020
Fast switching IGBT with embedded emitter shorting contacts and method for makin2018
MOSFET having dual-gate cells with an integrated channel diode2018
Integrated termination for multiple trench field plate2017
MOSFET having dual-gate cells with an integrated channel diode2017
Matrix stages solid state ultrafast switch2017
Vertical high-voltage MOS transistor and method of forming the same2016
Integrated channel diode2016