Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus for argument reduction in exponential computations of IEEE standard floating-point numbers

Apparatus for argument reduction in exponential computations of IEEE standard floating-point numbers

US Patent 5463574 · Granted Oct 31, 1995

Estimated economic value: $8,032,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamically adjusting read data return sizes based on interconnect bus utilizati2019
Dynamically adjusting read data return sizes based on interconnect bus utilizati2018
Method for determining at least one filter of a filter bank of a transmission or2017
Microelectronic device provided with an array of elements made from a conductive2013
Interconnection structure with low dielectric constant2011
Dynamic time division multiplexing circuit without a shadow table2010
Method of manufacturing an interconnection structure2010
Self-synchronizing bit error analyzer and circuit2010
Image sensing device interface unit2008
Dynamic time division multiplexing circuit without a shadow table2008
Self-synchronising bit error analyser and circuit2008
Method and circuits for performing the quick search of the minimum/maximum value2004