Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for making a lead-on-chip semiconductor device having peripheral bond pads

Method for making a lead-on-chip semiconductor device having peripheral bond pads

US Patent 5455200 · Granted Oct 3, 1995

Estimated economic value: $14,491,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Optical die test interface with separate voltages for adjacent electrodes2019
Defective die replacement in a die stack2019
Die stack address bus having a programmable width2018
Optical backplane mirror2017
Optical redundancy2017
Thin low profile strip dual in-line memory module2016
Integration of a MEMS beam with optical waveguide and deflection in two dimensio2016
Microelectronic assembly having a heat spreader for a plurality of die2016
Wirebond recess for stacked die2016
Optical wafer and die probe testing2016
Techniques for reducing inductance in through-die vias of an electronic assembly2015
Communication system die stack2015