Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Emulation of segment bounds checking using paging with sub-page validity

Emulation of segment bounds checking using paging with sub-page validity

US Patent 5440710 · Granted Aug 8, 1995

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of writing and reading data in an NVM using Lpage identification headers2022
Fractional redundant array of silicon independent elements2022
Non-volatile memory program failure recovery via redundant arrays2021
I/O device and computing host interoperation2021
Storage system with application to NVM address, span, and length2020
Retention-drift-history-based non-volatile memory read threshold optimization2020
Refresh, run, aggregate decoder recovery2020
Fractional redundant array of silicon independent elements2020
I/O device and computing host interoperation2019
Non-volatile memory program failure recovery via redundant arrays2019
Retention-drift-history-based non-volatile memory read threshold optimization2019
Variable-size flash translation layer2019