{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Incremental logic synthesis system for efficient revision of logic circuit designs", "item": "https://www.patentleaderboard.com/patent/5436849"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Incremental logic synthesis system for efficient revision of logic circuit designs

Incremental logic synthesis system for efficient revision of logic circuit designs

US Patent 5436849 · Granted Jul 25, 1995

Estimated economic value: $11,735,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Task-based multi-process design synthesis2014
Task-based multi-process design synthesis2013
Task-based multi-process design synthesis with notification of transform signatu2013
Task-based multi-process design synthesis with reproducible transforms2012
Method and system for designing an electronic circuit2011
Method and system for designing an electronic circuit2008
Targeted optimization of buffer-tree logic2007
Automated buffer insertion incorporating congestion relief for use in connection2004
Interactive client-server environment for performing collaborative timing analys2003
System and method for fast interconnect delay estimation through iterative refin2003
Incremental design tuning and decision mediator2002
Method and apparatus for automatic post-layout optimization of an integrated cir1998