Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digital clock signal multiplier circuit

Digital clock signal multiplier circuit

US Patent 5422835 · Granted Jun 6, 1995

Estimated economic value: $7,414,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ternary content addressable memory (TCAM) for multi bit miss detect circuit2018
Universal tile installation mat for uncoupling floor or wall tiles set in mortar2018
Algorithmic N search/M write ternary content addressable memory (TCAM)2018
Content-addressable memory having multiple reference matchlines to reduce latenc2017
Matchline precharge architecture for self-reference matchline sensing2017
Majority dominant power scheme for repeated structures and structures thereof2015
Fine granularity power gating2013
Methods and systems for adjusting wordline up-level voltage to improve productio2013
Majority dominant power scheme for repeated structures and structures thereof2013
SRAM delay circuit that tracks bitcell characteristics2012
SRAM having wordline up-level voltage adjustable to assist bitcell stability and2012
Low power, single-ended sensing in a multi-port SRAM using pre-discharged bit li2011