Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low skew system for interfacing asics by routing internal clock off-chip to external delay element then feeding back to on-chip drivers

Low skew system for interfacing asics by routing internal clock off-chip to external delay element then feeding back to on-chip drivers

US Patent 5416918 · Granted May 16, 1995

Estimated economic value: $19,870,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system of reporting electrical current to a processor2014
System and method for managing data in an I/O cache2004
System and method for managing data in an I/O cache2003
Method for distributing electrolyte in batteries2002
System and method for managing data in an asynchronous I/O cache memory2002
System and method for performing memory fetches for an ATM card2001
Multi-level instruction cache for a computer1999
System and method for performing high-sped cache memory writes1995
Predecoding instructions for supercalar dependency indicating simultaneous execu1994
High speed clocked output driver for switching logic levels of an output pad at 1993
Multicell reserve battery1984