Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-level instruction cache for a computer

Multi-level instruction cache for a computer

US Patent 5860096 · Granted Jan 12, 1999

Estimated economic value: $46,533,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cache and method for cache bypass functionality2016
Cache and method for cache bypass functionality2014
Computer workload migration using processor pooling2013
Allocating space in dedicated cache ways2012
Servicing memory read requests2012
Coherency directory updating in a multiprocessor computing system2011
Performing a memory write of a data unit without changing ownership of the data 2009
Method and apparatus for fetching instructions from the memory subsystem of a mi2008
Method and apparatus for implementing two architectures in a chip2008
Method and apparatus for implementing two architectures in a chip2008
Method and apparatus for verifying the correctness of a processor behavioral mod2006
Register renaming to reduce bypass and increase apparent physical register size2005