Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Predecoding instructions for supercalar dependency indicating simultaneous execution for increased operating frequency

Predecoding instructions for supercalar dependency indicating simultaneous execution for increased operating frequency

US Patent 5337415 · Granted Aug 9, 1994

Estimated economic value: $9,849,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processors having virtually clustered cores and cache slices2020
Processors having virtually clustered cores and cache slices2020
Processors having virtually clustered cores and cache slices2020
Processors having virtually clustered cores and cache slices2018
Method, system, and apparatus for dynamic reconfiguration of resources2017
Virtual shared cache mechanism in a processing device2017
Method, system, and apparatus for dynamic reconfiguration of resources2015
Power gating a portion of a cache memory2015
Power gating a portion of a cache memory2015
Memory mirroring and migration at home agent2014
Controllably exiting an unknown state of a cache coherency directory2014
Method, system, and apparatus for dynamic reconfiguration of resources2012