Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › III-V based integrated circuits having low temperature growth buffer or passivation layers

III-V based integrated circuits having low temperature growth buffer or passivation layers

US Patent 5411914 · Granted May 2, 1995

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor-superconductor hybrid devices with a horizontally-confined channel2025
Sag nanowire growth with a planarization process2025
Semiconductor-superconductor hybrid device and its fabrication2024
SAG nanowire growth with ion implantation2024
Forming semiconductor-superconductor hybrid devices with a horizontally-confined2024
SAG nanowire growth with a planarization process2024
Forming semiconductor-superconductor hybrid devices with a horizontally-confined2023
Graded planar buffer for nanowires2023
Durable hybrid heterostructures and methods for manufacturing the same2023
SAG nanowire growth with ion implantation2022
Semiconductor-superconductor hybrid device and its fabrication2021
Semiconductor-superconductor heterostructure2021