Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › User selectable word/byte input architecture for flash EEPROM memory write and erase operations

User selectable word/byte input architecture for flash EEPROM memory write and erase operations

US Patent 5379413 · Granted Jan 3, 1995

Estimated economic value: $21,196,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power saving in NAND flash memory2013
Power saving in NAND flash memory2013
Flexible selection command for non-volatile memory2013
Flexible selection command for non-volatile memory2011
Block locking apparatus for flash memory2011
Command-based control of NAND flash memory2010
Encoding, clock recovery, and data bit sampling system, apparatus, and method2010
High speed interface for non-volatile memory2010
High speed fanned out system architecture and input/output circuits for non-vola2009
Programming suspend status indicator for flash memory2006
Status register architecture for flexible read-while-write device2005
Method and system to retrieve information2005