Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Decoder and latching circuit with differential outputs

Decoder and latching circuit with differential outputs

US Patent 5373203 · Granted Dec 13, 1994

Estimated economic value: $7,472,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of controlling a prosthesis2016
Memory with selectively writable error correction codes and validity bits2015
One-time programmable semiconductor device2014
Memory with selectively writable error correction codes and validity bits2013
Integrated one-time programmable semiconductor device pair2012
Method using a one-time programmable memory cell2012
Very small swing high performance asynchronous CMOS static memory (multi-port re2011
Method and apparatus for verification of a gate oxide fuse element2011
Anti-fuse device2011
Programmable memory cell2010
Very small swing high performance asynchronous CMOS static memory (multi-port re2009
Method using a one-time programmable memory cell2008