Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for efficient read prefetching of instruction code data in computer memory subsystems

Method and apparatus for efficient read prefetching of instruction code data in computer memory subsystems

US Patent 5367657 · Granted Nov 22, 1994

Estimated economic value: $19,549,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for reducing memory latency in a cache coherent multi-node 2011
Programmable processor apparatus integrating dedicated search registers and dedi2008
Method and apparatus for reducing memory latency in a cache coherent multi-node 2007
Mechanism for handling explicit writeback in a cache coherent multi-node archite2007
Method and apparatus for pipelining ordered input/output transactions to coheren2006
Methods and apparatuses for evaluation of regular expressions of arbitrary size2006
Mechanism for handling I/O transactions with known transaction length to coheren2005
Method and apparatus for managing transaction requests in a multi-node architect2005
Mechanism for initiating an implicit write-back in response to a read or snoop o2005
Mechanism for handling explicit writeback in a cache coherent multi-node archite2005
Method and apparatus for preventing starvation in a multi-node architecture2004
Method and apparatus for centralized snoop filtering2004