Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digital computing system with low power mode and special bus cycle therefor

Digital computing system with low power mode and special bus cycle therefor

US Patent 5361392 · Granted Nov 1, 1994

Estimated economic value: $12,116,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Transfer buffer between a scalar pipeline and vector pipeline2025
Heterogeneous integration of components onto compact devices using moiré based m2025
Bundling and dynamic allocation of register blocks for vector instructions2025
Translation lookaside buffer probing prevention2025
Nanoscale-aligned three-dimensional stacked integrated circuit2024
Nanofabrication and design techniques for 3D ICs and configurable ASICs2024
Heterogeneous integration of components onto compact devices using moiré based m2024
Nanoscale-aligned three-dimensional stacked integrated circuit2023
Heterogeneous integration of components onto compact devices using moire based m2022
Electronic payment clearing and check image exchange systems and methods2022
Electronic payment clearing and check image exchange systems and methods2020
Electronic payment clearing and check image exchange systems and methods2020