Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory controller for use with write-back cache system and multiple bus masters coupled to multiple buses

Memory controller for use with write-back cache system and multiple bus masters coupled to multiple buses

US Patent 5353423 · Granted Oct 4, 1994

Estimated economic value: $21,600,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Embedded image management2021
Flow control for a Serial Peripheral Interface bus2015
Line drawing using operand routing and operation selective multimedia extension 2001
Decoding operands for multimedia applications instruction coded with less number2000
Hierarchical cache system flushing scheme based on monitoring and decoding proce2000
Computer having multimedia operations executable as two distinct sets of operati2000
System and method for routing one operand to arithmetic logic units from fixed r1999
MPEG motion compensation using operand routing and performing add and divide in 1999
Memory controller having precharge prediction based on processor and PCI bus cyc1999
Memory controller including write posting queues, bus read control logic, and a 1999
Enhanced adaptive filtering technique1999
System design to support either Pentium Pro processors, Pentium II processors, a1999