Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for synchronization of arithmetic exceptions in central processing units having pipelined execution units simultaneously executing instructions

Method for synchronization of arithmetic exceptions in central processing units having pipelined execution units simultaneously executing instructions

US Patent 5341482 · Granted Aug 23, 1994

Estimated economic value: $4,671,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory select register to simplify operand mapping in subroutines2024
Saving and restoring virtual machine states and hardware states for application 2021
System for scheduling threads for execution2020
Floating-point arithmetic operation range exception override circuit2020
Opportunistically scheduling and adjusting time slices2019
System and method for implementing finite impulse response filter in an audio pr2019
Achieving power saving by a circuit including pluralities of processing cores ba2017
Sending messages in a network-on-chip and providing a low power state for proces2017
Opportunistically scheduling and adjusting time slices2015
Opportunistic page largification2011
Protecting operating-system resources2010
Integrating display controller into low power processor2010