Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Wiring layout design method and system for integrated circuits

US Patent 5341310 · Granted Aug 23, 1994

Estimated economic value: $13,412,000

Assignee

Inventors

View full patent text on Google Patents →