Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and circuit for processing digital signals representative of vectors or tuples of the same dimension and application thereof to sets having any cardinality and to vectors or tuples of any dimensions

Method and circuit for processing digital signals representative of vectors or tuples of the same dimension and application thereof to sets having any cardinality and to vectors or tuples of any dimensions

US Patent 5335195 · Granted Aug 2, 1994

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and devices for transmitting and receiving non-binary error correcting c2025
Offset value determination in a check node processing unit for message-passing d2023
Variable node processing methods and devices for message-passing decoding of non2022
Simplified check node processing in non-binary LDPC decoder2022
Check node processing methods and devices with insertion sort2022
Simplified, presorted, syndrome-based, extended min-sum (EMS) decoding of non-bi2021
Hybrid architectures for check node processing of extended min-sum (EMS) decodin2021
Methods and devices for error correcting codes decoding2020
Elementary check node processing for syndrome computation for non-binary LDPC co2020
Method for controlling a check node of a NB-LDPC decoder and corresponding check2020
Elementary check node-based syndrome decoding using pre-sorted inputs2019
Methods and devices for generating optimized coded modulations2019