Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hybrid architectures for check node processing of extended min-sum (EMS) decoding of non-binary LDPC codes

Hybrid architectures for check node processing of extended min-sum (EMS) decoding of non-binary LDPC codes

US Patent 11095308 · Granted Aug 17, 2021

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and devices for transmitting and receiving non-binary error correcting c2025
Offset value determination in a check node processing unit for message-passing d2023
Offset value determination in a check node processing unit for message-passing d2023
Variable node processing methods and devices for message-passing decoding of non2022
Variable node processing methods and devices for message-passing decoding of non2022
Simplified check node processing in non-binary LDPC decoder2022
Simplified check node processing in non-binary LDPC decoder2022
Check node processing methods and devices with insertion sort2022
Check node processing methods and devices with insertion sort2022
Simplified, presorted, syndrome-based, extended min-sum (EMS) decoding of non-bi2021
Simplified, presorted, syndrome-based, extended min-sum (EMS) decoding of non-bi2021
Methods and devices for error correcting codes decoding2020