Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › IC chips including ALUs and identical register files whereby a number of ALUs directly and concurrently write results to every register file per cycle

IC chips including ALUs and identical register files whereby a number of ALUs directly and concurrently write results to every register file per cycle

US Patent 5301340 · Granted Apr 5, 1994

Estimated economic value: $5,023,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adaptive issue queue for reduced power at high performance2011
Interlocked synchronous pipeline clock gating2010
Method of stalling one or more stages in an interlocked synchronous pipeline2009
Interlocked synchronous pipeline clock gating2007
Processor with low overhead predictive supply voltage gating for leakage power r2006
Processor with demand-driven clock throttling power reduction2006
Interlocked synchronous pipeline clock gating2006
Method of reducing leakage current in sub one volt SOI circuits2005
Method and structure for short range leakage control in pipelined circuits2005
Asynchronous pipeline control interface using tag values to control passing data2005
Synchronous to asynchronous to synchronous interface2005
Latch structure for interlocked pipelined CMOS (IPCMOS) circuits2004