Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for fair and prioritized access to limited output buffers in a multi-port switch

Process for fair and prioritized access to limited output buffers in a multi-port switch

US Patent 5276681 · Granted Jan 4, 1994

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cache memory architecture having reduced tag memory size and method of operation2014
Creating a public identity for an entity on a network2012
Secure virtual community network system2011
Creating a public identity for an entity on a network2011
Communication using two addresses for an entity2009
Method and system for reducing power consumption in a cache memory2008
System and method for controlling data transfer rates on a network2006
Accessing an entity inside a private network2006
Communication using two addresses for an entity2006
System and method for scheduling and executing data transfers over a network2006
Method and system for processing a loop of instructions2006
Method for operating an array of video storage units2001