Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Cache memory architecture having reduced tag memory size and method of operation thereof

Cache memory architecture having reduced tag memory size and method of operation thereof

US Patent 8661179 · Granted Feb 25, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Coherent observability and controllability of overlaid clock and data propagatio2023
Memory conflicts learning capability2014
Memory conflicts learning capability2014
Real-time profiling in a multi-core architecture2013
Executing watchpoint instruction in pipeline stages with temporary registers for2013
Methods to restore glycemic control2012
Uninitialized memory detection using error correction codes and built-in self te2012
Cache tentative read buffer2012
Compressed cache controller valid word status using pointers2012
Error checking and correction overlap ranges2012
Uninitialized memory detection using error correction codes and built-in self te2011
Method and system for reducing power consumption in a cache memory2008