Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for clock skew reduction through absolute delay regulation

Method and apparatus for clock skew reduction through absolute delay regulation

US Patent 5272390 · Granted Dec 21, 1993

Estimated economic value: $14,459,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multiple-input, single-exit delay line architecture2007
Clock skew measurement circuit on a microprocessor die2006
Relative dynamic skew compensation of parallel data lines2005
Method and system for clock cycle measurement and delay offset2004
Clock skew measurement circuit on a microprocessor die2003
Dual on-chip and in-package clock distribution system2002
Method and system for deskewing parallel bus channels2000
System and method to reduce jitter in digital delay-locked loops1998
Low skew remote absolute delay regulator chip1998
Low skew remote absolute delay regulator chip1998
System for interleaving memory modules and banks1997
Clock architecture for synchronous system bus which regulates and adjusts clock 1997