Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method to reduce jitter in digital delay-locked loops

System and method to reduce jitter in digital delay-locked loops

US Patent 5790612 · Granted Aug 4, 1998

Estimated economic value: $5,945,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

On-die virtual probes (ODVP) for integrated circuitries2022
Electrical signature fault detection2021
Grid array pattern for crosstalk reduction2019
Grid array pattern for crosstalk reduction2019
Placement of vias in printed circuit board circuits2019
Electrical signature fault detection2019
Placement of vias in printed circuit board circuits2019
Systems and methods for error detection and correction2018
Systems and methods for error detection and correction2018
Digital bit insertion for clock recovery2016
Systems and methods for reducing reflections and frequency dependent dispersions2014
Testing vias formed in printed circuit boards2013