Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for clock cycle measurement and delay offset

Method and system for clock cycle measurement and delay offset

US Patent 6680636 · Granted Jan 20, 2004

Estimated economic value: $6,127,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Technologies for interconnect address remapper with event recognition and regist2025
Measurement and control of clock signal phases2024
Multiple-input, single-exit delay line architecture2007
Relative dynamic skew compensation of parallel data lines2005
Data synchronizer for a multiple rate clock source and method thereof2003
Method and system for deskewing parallel bus channels2000
Method and system for deskewing parallel bus channels2000
Method and system for deskewing parallel bus channels2000
Distributed global clock system1998
System and method to reduce jitter in digital delay-locked loops1998
System for interleaving memory modules and banks1997
High power switched capacitor voltage conversion and regulation apparatus1996