Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Modified silicon CMOS process having selectively deposited Si/SiGe FETS

Modified silicon CMOS process having selectively deposited Si/SiGe FETS

US Patent 5268324 · Granted Dec 7, 1993

Estimated economic value: $8,444,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

On-chip electrostatic discharge sensor2024
Flexible spinal cord stimulators for pain and trauma management through neuromod2024
Flexible and stretchable interconnects for flexible systems2022
Screening and culture method2022
Power distribution within silicon interconnect fabric2022
Network on interconnect fabric and integrated antenna2022
Authenticating a hardware chip using an intrinsic chip identifier2021
Flexible fan-out wafer level process and structure2021
Interconnect circuits at three-dimensional (3-D) bonding interfaces of a process2020
Providing an authenticating service of a chip2020
Architecture and implementation of cortical system, and fabricating an architect2020
Fine-grained analog memory device based on charge-trapping in high-K gate dielec2020