Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Coherence control by data invalidation in selected processor caches without broadcasting to processor caches not having the data

Coherence control by data invalidation in selected processor caches without broadcasting to processor caches not having the data

US Patent 5265232 · Granted Nov 23, 1993

Estimated economic value: $5,940,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

3D print portal to assist in revising, reviewing, and approving 3D printable fil2025
Providing clearance, notification, and selection of use related to certification2025
Method and apparatus of integrating memory stacks2025
Register, flop, and latch designs inlcuding ferroelectric and linear dielectrics2025
Flexible, scalable graph-processing accelerator2025
Memory sprinting2025
Device and method for accelerating matrix multiply operations2024
Memory sprinting2024
Flexible, scalable graph-processing accelerator2024
Error detection and correction in memory modules using programmable ECC engines2024
Printing 3D anatomical models for diagnostic and non-diagnostic uses2023
Method for a reliability, availability, and serviceability-conscious huge page s2023