Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Selectively locking memory locations within a microprocessor's on-chip cache

Selectively locking memory locations within a microprocessor's on-chip cache

US Patent 5249286 · Granted Sep 28, 1993

Estimated economic value: $7,702,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low power standby mode for memory devices2025
Disposable urine collection container2025
Latency reduction in SPI flash memory devices2023
Standby current reduction in memory devices2023
Frenulum spreader2023
Adapter for use with skin tissue treatment apparatus2022
Memory latency reduction in XIP mode2022
Concurrent read and reconfigured write operations in a memory device2021
Game box with card holders for a plurality of board games2021
Identification of air leaks in a compressed air system using a plurality of curr2021
Read latency reduction in a memory device2020
Concurrent read and reconfigured write operations in a memory device2020