Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Cache memory integrated circuit for use with a synchronous central processor bus and an asynchronous memory bus

Cache memory integrated circuit for use with a synchronous central processor bus and an asynchronous memory bus

US Patent 5228134 · Granted Jul 13, 1993

Estimated economic value: $90,380,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Gate contact structure over active gate and method to fabricate same2025
Gate contact structure over active gate and method to fabricate same2021
Technique to share information among different cache coherency domains2019
Gate contact structure over active gate and method to fabricate same2019
Technique to share information among different cache coherency domains2018
Optimized depth buffer cache apparatus and method2018
Technique to share information among different cache coherency domains2018
Position-only shading pipeline2017
Technique to share information among different cache coherency domains2017
Four corner high performance depth test2017
Perpendicular spin transfer torque memory (STTM) device having offset cells and 2016
Gate contact structure over active gate and method to fabricate same2016