Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Layout efficient 32-bit shifter/register with 16-bit interface

Layout efficient 32-bit shifter/register with 16-bit interface

US Patent 5218564 · Granted Jun 8, 1993

Estimated economic value: $2,560,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configurable embedded processor2012
Configurable embedded processor2010
Configurable embedded processor2008
Configurable memory system for embedded processors2007
Method and system for reducing taken branch penalty2004
Bit searching through 8, 16, or 32 bit operands using a 32 bit data path1998
Integrated circuit with multiple functions sharing multiple internal signal buse1998
Pipelined microprocessor that pipelines memory requests to an external memory1998
Double precision (64 bit) shift operations using a 32 bit data path1997
Execution unit architecture to support X86 instruction set and X86 segmented add1997
Barrel shifter1997
Non-volatile memory control and data loading architecture for multiple chip proc1997