Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Execution unit architecture to support X86 instruction set and X86 segmented addressing

Execution unit architecture to support X86 instruction set and X86 segmented addressing

US Patent 5655139 · Granted Aug 5, 1997

Estimated economic value: $19,963,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automatic communication network control2025
Intelligent adaptive transport layer to enhance performance using multiple chann2020
Communication between nodes in spontaneous area networks2019
Systems and methods for creating, managing and communicating users and applicati2017
Systems and methods for creating, managing and communicating users and applicati2015
Systems and methods for creating, managing and communicating users and applicati2013
Interrupt and exception handling for multi-streaming digital processors2013
Context sharing between a streaming processing unit (SPU) and a packet managemen2011
Interrupt and exception handling for multi-streaming digital processors2011
Interrupt and exception handling for multi-streaming digital processors2011
Method and apparatus for overflowing data packets to a software-controlled memor2011
Interstream control and communications for multi-streaming digital processors2010