Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for global planarizing of surfaces for integrated semiconductor circuits

Process for global planarizing of surfaces for integrated semiconductor circuits

US Patent 5212114 · Granted May 18, 1993

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Peeling plate2023
Chemical vapor deposition chamber with dual frequency bias and method for manufa2010
Method for etching high-aspect-ratio features2005
Installation for processing wafers2003
Wafer processing system2003
Cutting plate and method of pressing a cutting plate2003
Method of forming multi-level coplanar metal/insulator films using dual damascen2001
Method for patterning integrated circuit conductors2000
Etching high aspect contact holes in solid state devices1999
Low pressure and low power C1.sub.2 /HC1 process for sub-micron metal etching1999
Process for reducing circuit damage during PECVD in single wafer PECVD system1999
Polycide etching with HCL and chlorine1999