Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for setting capacitive constraints on synthesized logic circuits

System and method for setting capacitive constraints on synthesized logic circuits

US Patent 5197015 · Granted Mar 23, 1993

Estimated economic value: $943,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for optimizing dynamic user experience applications2024
Method and system for optimizing dynamic user experience applications2023
Display three-dimensional object on browser2017
Method and system for simulation of mixed-language circuit designs2008
Method and apparatus for making integrated circuits by inserting buffers into a 1999
Automated optimization of hierarchical netlists1999
Automated optimization of hierarchical netlists1999
Method for automatically routing circuits of very large scale integration (VLSI)1999
Method and apparatus for verifying signal timing of electrical circuits1998
Enhanced dynamic programming method for technology mapping of combinational logi1998
Enhanced dynamic programming method for technology mapping of combinational logi1998
Predictive capacitance layout method for integrated circuits1997