Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Predictive capacitance layout method for integrated circuits

Predictive capacitance layout method for integrated circuits

US Patent RE35671 · Granted Nov 25, 1997

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for making integrated circuits by inserting buffers into a 1999
Method for automatically routing circuits of very large scale integration (VLSI)1999
Method and apparatus for making integrated circuits by inserting buffers into a 1997
Method for determining instance placements in circuit layouts1996
Method of routing three layer metal gate arrays using a channel router1995
Predictive capacitance layout method for integrated circuits1994
Gate array bases with flexible routing1994
Method for predicting capacitance of connection nets on an integrated circuit1994
System and method for setting capacitive constraints on synthesized logic circui1993
Integrated parity-based testing for integrated circuits1993