Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for circuit simulation using parallel processors including memory arrangements and matrix decomposition synchronization

Method and apparatus for circuit simulation using parallel processors including memory arrangements and matrix decomposition synchronization

US Patent 5157778 · Granted Oct 20, 1992

Estimated economic value: $8,261,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Selectively reducing the number of cell evaluations in a hardware simulation2012
Selectively reducing the number of cell evaluations in a hardware simulation2009
Selectively reducing the number of cell evaluations in a hardware simulation2007
Scheduling non-integral simulation time for mixed-signal simulation2005
Using pre-analysis and a 2-state optimistic model to reduce computation in trans1997
Simulation of circuits1996