Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Using pre-analysis and a 2-state optimistic model to reduce computation in transistor circuit simulation

Using pre-analysis and a 2-state optimistic model to reduce computation in transistor circuit simulation

US Patent 5694579 · Granted Dec 2, 1997

Estimated economic value: $14,834,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Smart search for annotations and inking2020
Selective consumption of web page data over a data-limited connection2020
Shared knowledge about contents2018
Method and apparatus for enhancing the performance of event driven dynamic simul2006
Method and apparatus for critical and false path verification2004
Method and apparatus for developing multiprocessor cache control protocols using2003
Method and apparatus for performing speculative memory fills into a microprocess2002
Method and apparatus for delaying the execution of dependent loads2002
Methods and apparatus for minimizing the impact of excessive instruction retriev2002
Method and apparatus for optimizing bcache tag performance by inferring bcache t2002
Method and apparatus for developing multiprocessor cache control protocols by pr2002
Method and apparatus for developing multiprocessor cache control protocols using2002