Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for reexecuting instruction by altering high bits of instruction address based upon result of a subtraction operation with stored low bits

Method for reexecuting instruction by altering high bits of instruction address based upon result of a subtraction operation with stored low bits

US Patent 5148530 · Granted Sep 15, 1992

Estimated economic value: $18,151,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Security credential programming system for programming security processor chips 2020
Symmetric multiprocessing system with unified environment and distributed system2001
Symmetric multiprocessing system with unified environment and distributed system2001
Symmetric multiprocessing system with unified environment and distributed system2000
Symmetric multiprocessing system with unified environment and distributed system2000
Symmetric multiprocessing system with unified environment and distributed system1999
Symmetric multiprocessing system with unified environment and distributed system1999
Adaptively generating timing signals for access to various memory devices based 1998
Adaptively generating timing signals for access to various memory devices based 1998
Symmetric multiprocessing system with unified environment and distributed system1996
Symmetric multiprocessing system with unified environment and distributed system1996
Symmetric multiprocessing system with unified environment and distributed system1996