Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory error correction system distributed on a high performance multiprocessor bus and method therefor

Memory error correction system distributed on a high performance multiprocessor bus and method therefor

US Patent 5146461 · Granted Sep 8, 1992

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Computing system with power variation attack countermeasures2019
Data storage drive with low-latency ports coupling multiple servo control proces2018
Solid-state storage device including a high resolution analog-to-digital convert2016
Method and apparatus for errorless frame timing adjustment2009
Method and apparatus for a rearrangeably non-blocking switching matrix2006
Error insertion circuit for SONET forward error correction2006
Path AIS insertion for concatenated payloads across multiple processors2005
Method and apparatus for detecting errors in a backplane frame2005
Channel ordering for communication signals split for matrix switching2004
Concatenation detection across multiple chips2004
Clock multiplier using nonoverlapping clock pulses for waveform generation2001
High speed processor for operation at reduced operating voltage1999