Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digital adder having a high-speed low-capacitance carry bypass signal path

Digital adder having a high-speed low-capacitance carry bypass signal path

US Patent 5146424 · Granted Sep 8, 1992

Estimated economic value: $8,176,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Die-to-die interface configuration and methods of use thereof2019
Systems and methods for wafer-level loopback test2018
Delay line for one shot pre-emphasis2018
Systems and methods for wafer-level loopback test2018
Transmitter with feedback terminated preemphasis2018
Programmable high-speed equalizer and related method2017
Systems and methods to provide charge sharing at a transmit buffer circuit2017
Systems and methods for clock distribution in a die-to-die interface2017
Circuits and methods providing high-speed data link with equalizer2017
Low power receiver with wide input voltage range2017
Systems and methods for clock distribution in a die-to-die interface2016
Systems and methods for providing data channels at a die-to-die interface2016