Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for data bus snooping in a data processing system by selective concurrent read and invalidate cache operation

Method for data bus snooping in a data processing system by selective concurrent read and invalidate cache operation

US Patent 5119485 · Granted Jun 2, 1992

Estimated economic value: $3,817,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data processor having an output terminal with selectable output impedances1999
Clock scan design from sizzle global clock and method therefor1998
Method and system for minimizing the number of cycles required to execute semant1998
Method and system for recording noneffective instructions within a data processi1998
Data processing system for performing either a precise memory access or an impre1997
Method and system for recoding noneffective instructions within a data processin1997
Address translation lookaside buffer replacement apparatus and method with user 1996
Integrated circuit having a control signal for identifying coinciding active edg1996
Integrated circuit having an on chip thermal circuit requiring only one dedicate1995
Data processing system and method for performing dynamic bus termination1995
Integrated circuit having an on chip thermal circuit requiring only one dedicate1994
Method for refilling instruction queue by reading predetermined number of instru1994